SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

alternate pirouts (in SN package only) (in Tape and Reel) (in Tape and Reel) (in Tape and Reel) 256 bit CMOS Serial EEPROM 1K CMOS Serial EEPROM 1K CMOS Serial EEPROM with Plastic DIP Plastic SOIC (150 mil Body) Plastic SOIC (207 mil Body) 0°C to +70°C -40°C to +85°C -40°C to +125°C CERDIP 93C06 93C46 93C46X 93C06/46T 93C46XT 3 3 Blank Temperature Range: e i 93C06/46 -1 PART NUMBERS

Місвоснір

93C26/66

2K/4K 5V CMOS Serial EEPROM

FEATURES

 ORG pin selectable memory organization Low power CMOS technology

rial EEPROMs are configurable to either x16 or x8 organization. The ORG pin is used to select the desired device ideal for low-power non-volatile memory applications. The 93CS6/66 are available in the standard 8-pm This device offers fast (1 ms) byte write and extended (-40°C to 125°C) temperature operation. It is recom-

The Microchip Technology Inc. 93C56/66 family of Se

DESCRIPTION

configuration. Advanced CMOS technology makes this

DIP and 8-pin surface mount SOIC package.

- -256 x 8 or 128 x 16 bit organization (93C56) -512 x 8 or 256 x 16 bit organization (93C66)
 - - Max clock at 2 MHz Self-timed ERASE and WRITE cycles Single 5 volts only operation
 - Power on/off data protection circuitry Automatic ERASE before WRITE
- Industry standard 3-wire serial VO
- Device status signal during EPASE/WRITE cycles Sequential READ function
 - 1,000,000 EPASE/WRITE cycles (typical)


Data retention > 40 years

- (SOIC in JEDEC and EIAJ standards) 8-pin PDIP/SOIC packages
- Available for extended temperature ranges Commercial: 0°C to + 70°C
 - 40'C to +85'C 1 ms byte write time — Automotive:

93LC56/93LC66.

mended that all other applications use Microchip's

5



PIN CONFIGURATION



© 1994 Microchip Technology Inc.

DS11180A-page

61994 Microchip Technology Inc.

5-174

DS11179A-page 8

93C56/66

ELECTRICAL CHARACTERISTICS Maximum Ratings*

Voc.
All inputs and outputs w.r.t. Vss 0.6V to Vcc +1.0V

..... 3 KV Soldering temperature of leads (10 seconds) . +300°C ESD protection on all pins Storage temperature

Notice: Strates above those lead under "Maximum mitrgs" may cause privated damage in the Bookse. This is stress with confront portion of including long-rate of the device at those neighbor of portion of the device at those may other conferen above throse included in the operational lettery of the specification is not may affect device makeshy.

Memory Array Organization Connect to Vss or Vcc Power Supply +5V

Ground

(C): Tamb = 0.C to +70.C $V cc = +5V (\pm 10\%)$ (I): Tamb = $-40^{\circ}C$ to $+85^{\circ}C$ $V cc = +5V (\pm 10\%)$ (E): Tamb = $-40^{\circ}C$ to +125°C $V cc = +5V (\pm 10\%)$

Commercial Industrial (Note 2) Automotive

DC AND AC ELECTRICAL

CHARACTERISTICS

Conditions

ş >

ž 4.5 8 3 ٥

Ę

Symbol

> > ፯

Vcc+1

200 6.0 2.4

ž ₹ ğ 2 5

High level input voltage Low level input voltage

Vcc detector threshold

5

High level output voltage

Low level output voltage

Output leakage current

Output capacitance

Input capacitance

Input leakage current

23

> > ĭ 늄 뇹 Ě ¥ ₹

PIN FUNCTION TABLE Function Neme

Chip Select Serial Data Clock Serial Data Input Serial Data Output

在的月初中体。中心

NSTRUCTION SET FOR 93C56

ORG = 1 (x 16 organization)

Instruction SB Opcode	88	Opcode			<	Address	2			_	Data in	Deta Out	Req. CLR Cycles
			1		K	ĺ			I	Ì			
BEAD	-	2	×	A6	8	3	9	9	X A6 A5 A4 A3 A2 A1 A0	9	ı	D15 - D0	7.2
CWEN	-	٤	Ŀ	-	×	l×	×	×	×	J	-	High-Z	-1
PAGE	<u> </u> -	=	×	X A6 A5 A4 A3 A2 A1	12	13	19	9	A:	9	1	(RDY/BSY)	11
100	1	٤	1	{ c	<u>!</u>	×	×	۱,	×	Ļ	1	(RDY/BSY)	11
3	1	3 3	ľ	١,	: 3	ŀ	1	12	A 54 54 54 54 50	٥	015.00	(RDY/RSY)	22
WHITE	-	5	1	8	8		: اد	: اع	<u>.</u>	<u>,</u>	2	Nog And	3
WRAL	-	8	0	-	×ļ	×Ì	×	×	~	~	30.65	(HDT/DST)	
EWDS	-	8	0	0	×	×	×	×	×	¥	_	High-Z	=
	1			l	1	l	ļ	l		١			

		_	_			_	$\overline{}$	$\overline{}$
	Req. CLK Cycles	8	12	12	12	ន	8	12
	Deta Out	D7 - D0	High-Z	(RDY/BSY)	(RDY/BSY)	(RDY/BSY)	(RDY/BSY)	Z-ugiH
(hoj	Derta In		1		ı	D7 - D0	07 - 00	1
ORG = 0 (x 8 organization)	Address	X A7 A6 A5 A4 A3 A2 A1 A0		X A7 A6 A5 A4 A3 A2 A1 A0	1 0 X X X X X X	X A7 A6 A5 A4 A3 A2 A1 A0	0 1 X X X X X X	× × × × × × 0 0
	Opcode	Ę	8	=	8	5	8	8
	SB		-	1	-	-	-	-
	Instruction	SEA.	NEW PARTY	COACE	100	WAITE	MDA	EWOS

2

INSTRUCTION SET FOR 93C66	NO SE	ET FOR 92	3056			
			ORG = 1 (x 16 organization)	ization)		
Instruction	SB	Opcode	Address	Deta In	Deta Out	Req. CLK Cycles
DEAD		ç	A7 A6 A5 A4 A3 A2 A1 A0	1	D15 - D0	72
O PAGE	-	8	× × × × ×	4.	High-Z	=
CDASE	<u> </u> -	3 =	A7 A6 A5 A4 A3 A2 A1 A0	,	(RDY/BSY)	-
100	-	8	XXXXX	1	(RDY/BSY)	1
WRITE	╚	8 8	A7 A6 A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	12
WRA	1-	8	0 1 X X X X X	D15 - D0	(RDY/BSY)	12
2	1	٤	XXXXXXX	ı	High-Z	=

CS = 0V; Voc = 5.5V; x 16 org CS = 0V; Vcc = 5.5V; x 6 org

E/W Cycles

100,000

ž

N

ž 3

Clock frequency

Endurance

Clock high time Clock low time

2 æ 8 2 엳 8 Ş 2 쮿 2 Ë Ê æ

X য় 8 0 8 8 8 ı

> 8 Tcss 3 켪

> > Chip select setup time

Chip select low time Data input hold time

Relative to CLK Relative to CLK Relative to CLK

ı ١ 1 ١ Relative to CLK

CL = 100 pF CL = 100 pF CL≈ 100 pF

ş 8 8

Tos ē 2 2 Ş ĭ Ä

Falk = 2 MHz; Voc = 5.5V

8

foc write

Operating current (all modes)

Standby current

ð

8

ı Į

8 1 1

Vin/Vour = 0V; Note 1 VINVOUT = 0V; Note 1

Vour = 0V to Vcc

5

ı 1 ı İ I l

3

VIN = 0V to VCC

10H = 400 µA

OL = 2.1 mA

1				ľ	ŀ	ľ	L		P 4-00	÷
	8	0 0 X X X X X	^ ×	<u>`</u>	×	×]		High-2	
			1	١	١	1	1			
l		8	멸	50.3	ě	Š	ORG = 0 (x 8 organization)	(L)		
	SB Opcode		¥	Address			Н	Deta in	Deta Out	Req. CLK Cycles
	5	AB A7 A6 A5 A4 A3 A2 A1 A0	×	1 3	1 3	2	9	ı	D7 - D0	20
	٤	1 1 X X X X X X X	×	Ľ	×	×	×	1	High-2	12
1	=	AB A7 A6 A5 A4 A3 A2 A1 A0	8	14	13	¥	8	ı	(RDY/BSY)	12
1	8	1 0 X X X X X	ļ	×	×	×	×	1	(RDY/BSY)	12
1	8	A8 A7 A6 A5 A4 A3 A2 A1 A0	3	4	18	2	⊢	07 - 00	(RDY/BSY)	8
1	8	0 7	ľ×	ľ	×	× × × × ×	-	07 - 00	(RDY/BSY)	8
	8	× × × 0 0	×	×	×	×	×	1	High-Z	12
			Į	l	l	l	١			

5-176

ERAL & WRAL mode

5 -8

(auto ERASE and WRITE)

Program cycle time

Status valid time

Data output disable time

Data output delay time Data input setup time Chip select hold time

(x 16 organization)

(x 8 organization)

Note 1: This parameter is based at Tanb. « 25°C and FOLK « 1 MHz. It is periodically sampled and not 100% tested. Note 2: For operation above 85°C, endurance is rated at 10,000 EPASE/MRITE cycles.

DS11180A-page 3

9

FUNCTIONAL DESCRIPTION

The 93C56/66 family can be organized x16 or x8. When the ORG pin is connected to $V\infty$, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. It the ORG pin is left unconnected, then an internal pullup device will select the (x16) organization. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the ready/busy status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CLK.

SIART Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a and WRAL). As soon as CS is HIGH, the device is no START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an Instruction (i.e., clock in or out of the last required address or data bit) CLK and Di become don't care bits until a new start condition is detected.

It is possible to connect the Data in and Data Out pins logether. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving precedes the READ operation, if A0 is a logic HIGH The higher the current sourcing capability of AQ, the higher the voltage at the Data Out pin. \$

Data Protection

During power-up, all modes of operation are imbited until Vcc has reached 2.3 V. During power-down, the source data protection circuitry acts to inhibit all modes when Vcc has fallen below 2.3 V.

lection against accidentally programming during normal The EWEN and EWDS commands give additional pro-

formed before any ERASE or WRITE instruction can be executed. After programming is completed, the EWDS After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be pernstruction offers added protection against unintended tata changes.

READ

The READ instruction outputs the serial data of the essed memory location on the DO pin. A dummy zero bit precedes the 16 bit (x16 organization) or 8 bit (x8 organization) output string. The output data bits will oggle on the rising edge of the CLK and are stable after the specified time delay (TPo). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output senerrially.

ERASE/WRITE ENABLE AND DISABLE

...

The 63C56/66 powers up in the Ense/Write Disable (EWDS) state. All programming modes must be prepeded by an ErasaWrite Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data changes, the EWDS instruction can be used to disable all EnaseWrite functions and should ollow all programming operations. Execution of a PEAD instruction is independent of both the EWEN and EWDS instructions.

ed address to the logical "1" state. CS is brought low (ollowing the loading of the last address bit. This falling The ERASE instruction forces all data bits of the speciedge of the CS pin initiates the self-timed programming The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 100 ns ow (Tost.). Do at logical of indicates that programming is still in progress. Do at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction.

he ERASE cycle takes 1 ms per byte maximum.

A PIE

The WRITE instruction is followed by 16 bits (or by 8 bits) of data which are written into the specified address. After the last data bit is put on the Di pin, CS must be This falling edge of CS initiates the self-timed auto-erase brought low before the next rising edge of the CLK clock. and programming cycle.

Serial Clock (CLK)

(Tost.). DO at logical "0" indicates that programming is

register at the specified address has been written with

the data specified and the device is ready for another

nstruction.

he WRITE cycle takes 1 ms per byte maximum.

ERASE ALL

The DO pin indicates the READY/BUSY status of the Jevice if CS is brought high after a minimum of 100 ns still in progress. DO at logical "1" indicates that the

address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the tion between a master device and the 93C56/66. Opcode The Serial Clock is used to synchronize the communica positive edge of CLK.

anytime with respect to clock HIGH (ime (TCKH) and CLK can be stopped anywhere in the transmission sequence (at MIGH or LOW level) and can be continued clock LOW time (Tck1). This gives the controlling master reedom in preparing opcode, address, and data.

CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by CLK is a "Don't Care" If CS is LOW (device deselected). the device without changing its status (i.e., waiting for START condition).

to the logical "1". The ERAL cycle is identical to the cycle is completely self-timed and commences at the alling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking

The ERAL instruction will erase the entire memory array ERASE cycle except for the different opcode. The ERAL CLK cycles are not required during the self-timed WRITE (i.e., auto ERASEWRITE) cycle.

The DO pin indicates the READY/BUSY status of the

Jevice II CS is brought high after a minimum of 100 ns

OW (TCSL).

The ERAL cycle takes 15 ms maximum.

WRITE ALL

of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see Instruction set huth table). CLK and DI then become don't care inputs After detection of a start condition the specified number waiting for a new start condition to be detected.

Vote: CS must go LOW between consecutive instruc-

Date in (Di)

necessary after the device has entered the self clocking

45

cycle is completely self-timed and commences at the alling edge of the CS. Clocking of the CLK pin is not mode. The WRAL command does not include an automatic ERASE cycle for the device. Therefore, the WRAL instruction must be preceded by an ERAL in-

with the data specified in the command. The WRAL

The WRAL instruction will write the entire memory array

Data In is used to clock in a START bit, opcode, address, and deta synchronously with the CLK input.

Data Out (DO)

struction and the chip must be in the EWEN status in

both cases.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 100 ns

he WRAL cycle takes 15 ms maximum.

(35) MO

PIN DESCRIPTION Chio Select (CS)

Data Out is used in the READ mode to output data

synchronously with the CLK input (Tro after the positive This pin also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY staedge of CLK).

tus information is available on the DOpin if CS is brought HIGH after being LOW for minimum chip select LOW time (Tost) and an ERASE or WRITE operation has

Organization (ORG)

When ORG is connected to Voc, the (x16) memory organization is selected. When ORG is tied to Vss, the (x8) memory organization is selected. When ORG is left loating, an internal pullup device will select the device in x16) organization.

> the device and forces it into standby mode. However, a programming cycle which is already initiated ancifor in progress will be completed, regardless of the CS input

signal, If CS is brought LOW during a program cycle, the

device will go into standby mode as soon as the pro-

gramming cycle is completed.

CS must be LOW for 100 ns minimum (Tcst.) between consecutive instructions. If CS is LOW, the internal

control logic is held in a RESET status.

A HIGH level selects the device. A LOW level deselects


This pin is used for test mode only. It is recommended to connect to Vcc or Vss for normal operation.

93C56/66


DS11180A-page 4

×178


DS11180A-page 5



STATUS VALID (PROGRAM) Vo.



EWEN



TIMING DIAGRAMS (Cont.)

EWDS

g

WRITE

P I

8

READY

9

 Address bit A7 becomes a "don,t care" (x16 mode) on 93C56.
 Address bit A8 becomes a "don,t care" (x6 mode) on 93C56. WRAL

ġ

(x16) (x6)

BUSY READY THISTATE (x16) (x6)

JS11180A-page 6

OS11180A-page 2



© 1994 Microchip Techmology Inc.

5.183

DS11180A-page 9

3000000

NOTES

TIMING DIAGRAMS (Cont.)

ERASE

8

93C26/66

Tos.

© 1994 Microchip Technology Inc.

DS11180A-page 8

PEADY TRI-STATE CHECK STATUS T STANDEN **↑** DO TRESTATE

PEADY TRI-STATE ys 3 (x16) (x6) • Address bit A7 becomes a 'don't care' (x16 mode) on 93036. An A7 A6 • Address bit A8 becomes a 'don,t care' (x8 mode) on 93036. DO TRI-STATE ERAL છ 5